

10. Integrated circuit according to claim 1, characterized in that it comprises means (Pd, C2) for extracting a d.c. supply voltage (Vcc) from the a.c. voltage (Vac) induced in the antenna coil (Ls).

11. Integrated circuit according to claim 1, wherein the means for inhibiting the clock extraction device (CEC1) comprises means (T5, T6) for powering-off the extraction device (CEC1).

IN THE ABSTRACT

Please add page 22 containing an Abstract of the Disclosure.

REMARKS

The application has been amended to insert headings in the specification, to eliminate the multiple dependencies in the claims, and to add an Abstract of the Disclosure.

Entry of the amendments and examination of the continuation international application are respectfully requested.

Respectfully submitted,



James E. Nilles
Registration No. 16,663

Date: April 23, 2001

NILLES & NILLES, S.C.
777 East Wisconsin Avenue, Suite 2000
Milwaukee, WI 53202
Telephone (414) 276-0977
Facsimile (414) 276-0982

VERSION WITH MARKINGS TO SHOW CHANGES MADE

3. (Amended) Integrated circuit according to [one of the claims 1 and 2] claim 1, wherein the means (CC1) for delivering the pulsed modulation signal (Slm4) comprise at least two capacitors (Cref, Cas) and means (WLCC, CG1, CMP, D6, SR1, T1, T2, T3, T4) for:

- charging the first capacitor (Cref) with a constant current (Iref) before the emission of a load modulation pulse, during a time (Tref) fixed by a predetermined number of clock cycles (H),
- charging the second capacitor (Cas) with a constant current (Iref) during the emission of a pulse, and
- stopping the emission of the pulse when the charge voltage (Vas) of the second capacitor is equal to the voltage (Vref) at the terminals of the first capacitor.

4. (Amended) Integrated circuit according to [one of the claims 1 to 3] claim 1, comprising means (WLCC) for:

- transforming the binary signal to be transmitted (DTx) into a binary coded signal (S1) presenting at least, at each bit of the binary signal, a rising or falling variation edge, and
- transforming variation edges of the binary coded signal (S1) into load modulation pulses (I1-In) of short duration compared to the duration (Tb) of a bit of the binary signal to be transmitted (DTx).

6. Integrated circuit according to [one of the claims 1 to 5] claim 1, wherein the modulation signal (Slm4) is combined with an a.c. signal (Fsc) in order to form a load modulation signal comprising a.c. signal pulses.

7. Integrated circuit according to [one of the claims 1 to 6] claim 1, wherein the load modulation pulses have a duration (Tas) shorter than or equal to the quarter of the duration of a bit of the binary signal to be transmitted (DTx).

8. Integrated circuit according to [one of the claims 1 to 7] claim 1, wherein the clock extraction device (CEC1) is maintained in an inhibited state after the emission a load modulation pulse, at least for a time (Tref, Tas) equal to the duration of a load modulation pulse.

9. Integrated Circuit according to [one of the claims 1 to 8] claim 1, wherein the clock extraction device (CEC1) is arranged to extract a clock signal (H) from an a.c. voltage (Vac) induced in the antenna coil (Ls).

10. Integrated circuit according to [one of the claims 1 to 9] claim 1, characterized in that it comprises means (Pd, C2) for extracting a d.c. supply voltage (Vcc) from the a.c. voltage (Vac) induced in the antenna coil (Ls).

11. Integrated circuit according to [one of the claims 1 to 10] claim 1, wherein the means for inhibiting the clock extraction device (CEC1) comprises means (T5, T6) for powering-off the extraction device (CEC1).

DRAFT - DO NOT CITE